RECEIVED IN THE UNITED STATES PATENT AND TRADEMARK OFFICE CENTRAL FAX CENTER

Applicant:

Mansoori et al.

Art Unit:

2812

MAY 3 1 2005

Serial No.:

10/620,492

Examiner:

Lindsay, Jr., W.

Filing Date:

07/16/2003

Docket No.:

TI-35375

Customer No.: 23494

Conf. No.:

9069

Title: METHOD TO REDUCE TRANSISTOR GATE TO SOURCE/DRAIN OVERLAP CAPACITANCE BY INCORPORATION OF CARBON

REQUEST FOR EXTENSION OF TIME

Commissioner of Patents PO Box 1450 Alexandria, VA 22313-1450

Dear Sir:

CERTIFICATION OF FACSIMILE TRANSMISSION

I hereby certify that the following papers are being transmitted by facsimile to the U.S. Patent and Trademark Office at 703-872-9306 on the date shown below:

Jacqueline J. Garner, Reg. No. 36,144

May 31, 2005

Date

Pursuant to 37 CFR 1.136(a), Applicant(s) respectfully petitions the Commissioner for an extension of the shortened statutory period for response in the above-identified Application.

The fee for this extension is indicated below:

i On	e Monti	h (\$120 <u>)</u>
------	---------	-------------------

☐ Two Months (\$450)

★ Three Months (\$1,020)

☐ Four Months (\$1,590)

Please charge the fee to deposit account no. 20-0668. Any further necessary extension of time is hereby requested. Charge any and all fees to deposit account no. 20-0668.

Texas Instruments Incorporated PO Box 655474, M/S 3999 Dallas, TX 75265 (214) 532-9348 Fax: (972) 917-4418

06/02/2005 AWONDAF1 00000032 200668 10620492

01 FC:1253

1020.00 DA

Respectfully Submitted,

Jacqueline J. Gamer Reg. No. 36,144